## **50580/PAN/B600** - BP1011CONT02

## ABSTRACT OF THE DISCLOSURE

Clock signals and digital data signals at a variable frequency are introduced to the input of a FIFO and are passed second (or intermediate) frequency from the FIFO at а controlled by a numerically controlled oscillator. regulate the frequency of the signals from the numerically controlled oscillator, the phases of the clock signals at the variable frequency are compared in a phase detector with the phases of signals from the numerically controlled the oscillator to generate an error signal. The error signals and the signals at a fixed sampling frequency higher than the intermediate frequency regulate the frequency of the signals from the numerically controlled oscillator and thus frequency of the digital data signals from the FIFO. The digital data signals from the FIFO are converted to a pair of signals at the second frequency. The pair of signals at the second frequency have individual ones of a plurality of analog levels dependent upon a code indicated by successive pairs of the digital data signals. The signals at the second (or intermediate) frequency modulate a pair of trigonometrically related signals at the fixed sampling frequency. modulated signals at the fixed sampling frequency are combined and the combined signals are sampled at the fixed sampling frequency to corresponding analog values by a digital-toanalog converter.

PAN/cks

511792\_1.DOC

30

1

5

10

15

20

25